As the number of distributed power generation systems (DPGSs) connected to the utility grid is increasing, the issue of synchronization between the DPGSs and the grid is attracting more attention. The phase-locked loop (PLL) technique is considered as the state of art in providing phase and frequency information for DPGSs. This paper presents quantified analyses and comparisons of the main PLL techniques based on different structures for both single phase and 3-phase systems. The fundamentals of different phase locking principles are explained. Performance of different PLLs when subjected to various distortions is compared based on quantified PSCAD simulation results. The performance of the PLL module of the PSCAD software package has also been investigated.
Introduction
Synchronization with the utility grid voltage is an important matter for DPGSs, which are based on grid-connected power electronic converters. The phase and frequency information of the utility grid voltage are crucial for ensuring normal operation and control of the converters and become even more critical when the utility grid is subjected to unbalanced faults.
A PLL is a feedback control system which is able to generate an output signal, whose phase and frequency are synchronized with the input reference signal [1] . The phase detector (PD) block in a PLL is responsible for generating an error signal, which is proportional to the phase difference between the input signal v and the output signal of the PLL, v . Conventionally, the function of PD is achieved via a multiplier, as indicated in Figure 1 .2. The loop filter (LF) is responsible for reducing the input phase error, which contains AC components, and provides a drive signal for the voltage controlled oscillator (VCO) to generate the frequency and phase outputs [2] . The drawback of the multiplier based PD is that oscillations at twice the frequency of the input signal will be introduced to the phase error signal, e. These oscillations will then be passed to the rest of the system and finally present in the output signal [2] . In order to remove the double frequency oscillations, a more advanced type of PD is required. Generally, advanced PD configurations involve adaptive filtering and quadrature signal generation. According to the different configuration and combination of these two techniques, different PD structures can be formed and thus different types of PLL can be built. To improve the performance of the PLL even further, positive sequence extraction is included in some advanced 3-phase PLL structures, such as the 3-phase enhanced PLL (EPLL), double second order integrator PLL (DSOGI-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL).
This paper is organized as follows. Section 2 is devoted to a brief study of phase detection based on in-quadrature signals and the application of adaptive filtering in PLLs. Study and simulation results of single phase PLLs are presented in Section 3. Section 4 is dedicated to 3-phase PLLs, including analyses for their structure and simulation results. Quantified simulation results and analyses are presented in Section 5.
2 Phase detection based on in-quadrature signals and adaptive filtering
Phase detection based on in-quadrature signals
To solve the problems caused by the multiplier based PD, a PD based on a set of in-quadrature signals can be used. Figure  2 .1 shows a PLL with an in-quadrature PD using a quadrature signal generator (QSG).
The expression of the error signal e can be derived according to Figure 2 .1 [2] . Define as the phase of the input signal V, Define as the output phase signal of the PLL, When the PLL is locked to the input signal, , and thus , which indicates no oscillatory term will be present (1) once the PLL is synchronized with the input signal and reaches steady state. The derivation of e in (1) is effectively part of the Park Transform [3, 4] , which transforms signals in the stationary reference frame to the dq rotational reference frame. The Park Transform matrix is given as the following [3, 4] : The relation between (1) and (2) can be illustrated geometrically. Figure 2 .2, defines the virtual input vector as the vector the PLL is trying to synchronize with. hence Hence, for the PLL shown in Figure 2 .1, is connected to the LF. When synchronization is achieved, will be aligned with the and will be zero. Either or can be connected to the LF, and this will result in different alignment at steady state. If is chosen to be connected to the LF, will be equal to at steady state and will be aligned with the d axis. In this case, will provide the amplitude information of and the phase detected by the PLL will be synchronized with the virtual input vector . This means the phase of the sinusoidal input signal will be 90° ahead of the detected phase generated by the PLL [2] . By introducing the QSG to the PLL, active and reactive power control can be implemented [2] . For the following discussions, v q will be chosen to be connected to the LF. The PLL in Figure 2 .1 can now be simplified as in Figure 2 .3, where the VCO is replaced by the block known as the frequency/phase-angle generator (FPG). 
Application of adaptive filtering in PLLs
Signals of the electrical utility grid are usually corrupted by noise and harmonics. One way to remove these interferences is to apply filters. Either fixed or adaptive filters can be used to fulfil the above purpose. Yet, the design of fixed filters requires prior knowledge of both the signal and the noise [5] , which may be difficult to obtain, especially when the 3-phase grid is subjected to unbalanced faults. On the other hand, adaptive filters are able to adjust their impulse responses automatically according to the output signal of the filters, and their designs require less knowledge of the source signals or noise characteristics [5] . This property of adaptive filters has made them highly useful for a variety of applications. For PLL applications, the adaptive filtering technique is employed mainly for noise reduction and quadrature signal generation, as is illustrated in the following example.
An adaptive filtering structure based on the block known as the second order generalized integrator (SOGI) is shown in Figure 2 .4. The characteristic transfer functions can be derived as the following:
qv'

Second-Order Generalized Integrator (SOGI)
× Figure 2.4 A Second Order Adaptive Filter based on the Second-Order
Generalized Integrator (SOGI) [2] It is evident from (11) that, v' and q v' are a pair of inquadrature signals which makes it possible to apply an adaptive filter based on the SOGI to implement a QSG. Moreover, from (7) and (8), it can be derived that the bandwidth of the SOGI based adaptive filter is independent of and is only decided by the gain K [2] . Also, when the input frequency matches the centre frequency , the magnitude of v' and q v' will match the magnitude of the input signal v. This property is convenient for implementing the Park Transform.
In this section, modelling of 3 different types of single phase PLLs is presented; the simulation results are analysed and compared.
Modelling of conventional single phase PLL
The structure of the basic conventional single phase PLL is shown in Figure 1 .2. Figure 3 .1 shows the response of this PLL when it is subjected to a frequency jump from 50Hz to 51Hz. In Figure 3 .1, the double frequency oscillation mentioned in section 1 can be clearly seen in the frequency output. It has also been discovered during the modelling process that, the double frequency oscillation remains in some form whatever the tuning of the PI controller is and will always be present for reasonable tuning values. In other words, altering the bandwidth of the conventional PLL has limited effect on the double frequency oscillation. Since the phase output of the PLL is effectively the integration of the frequency output, this distortion is passed to the phase output and thus affects the accuracy of the PLL.
Modelling of EPLL
The structure of the EPLL is presented in Figure 3 .2. In the EPLL, the multiplier based PD of the conventional PLL is replaced by an adaptive notch filter to remove the double frequency oscillation and to provide better noise rejection characteristics [6] . The block responsible for frequency and phase output generation is the same as the basic conventional single phase PLL. The in-quadrature phase detection technique is not used in the EPLL. Figure 3 .4 show the responses of the EPLL when subjected to frequency and phase distortions. The EPLL has been tuned to achieve a settling time of 0.1s when subjected to a 1Hz frequency sag. The tuning method has also tried to minimize the steady state error of the outputs. It is evident from Figure 3 .3 and Figure 3 .4 that the EPLL is able to reduce the input error to zero and produce reliable outputs. However, the EPLL suffers from high transient overshoots and oscillations during distortions. Figure 3 .7 shows the responses of the SOGI-PLL when subjected to frequency and phase distortions. The SOGI-PLL has been tuned to achieve a settling time of 0.1s when subjected to a 1Hz frequency sag. The tuning method has also tried to minimize the steady state error of the outputs. 
Modelling and Simulation of 3-Phase PLLs
Generally, there are two ways to implement a PLL for a 3-phase system. The first one is to use 3 single phase PLLs for each phase to extract the phase angles independently. The transformation from 3-phase abc to dq is not necessary for this structure [7] . A positive sequence extractor can be added to this structure to improve the performance when the system is subjected to unbalanced faults, e.g. the 3-Phase EPLL. The other implementation is to use a 3-phase PLL, which does involve the transformation from 3-phase abc to dq. These two different structures will result in different reference quantities, and thus different control strategies [7] . In this section, modelling of 4 different types of 3-phase PLLs is presented; the simulation results are analysed and compared.
Synchronous Reference Frame PLL (SRF-PLL)
The SRF-PLL is a classic example of 3-phase PLL based on in-quadrature signals. The structure is shown in Figure  4 .1.The SRF-PLL structure can be found even within some advanced 3-phase PLLs, located at the output stage to generate the frequency and phase outputs, such as the DSOGI-PLL and the DDSRF-PLL. When subjected to noise and harmonics, the bandwidth of the SRF-PLL can be reduced in order to obtain better performance [8] , however, it is difficult for the SRF-PLL to produce satisfactory outputs when the system is subjected to unbalanced distortions [2] . This problem can be addressed by adding an element dedicated to extracting the positive sequence from the 3-phase voltages, which is used in the DSOGI-PLL and DDSRF-PLL. This technique is also used in the 3-phase EPLL, however, as for the single phase EPLL, phase detection based on in-quadrature signals is not included in the 3-phase EPLL.
3-Phase EPLL
The structure of the 3-phase EPLL is shown in Figure 4 .2. Three sets of in-quadrature signals are generated from 3 single phase EPLLs and then passed to the positive sequence extractor (PSE) followed by another single phase EPLL to generate the estimated frequency and phase outputs. Two extra single phase EPLLs can be added to locked on to the positive components of phase B and phase C [9] . Detailed discussion of the 3-phase EPLL can be found in [6] . The structure of the DSOGI-PLL is shown in Figure 4 .3. The principle of the DSOGI-PLL is to use a pair of SOGI based adaptive filters to generate the in-quadrature signals of the stationary reference frame voltages. These in-quadrature signals are then passed to the PSE to provide the positive sequence components for frequency and phase estimation. The DSOGI-PLL is fundamentally different from the 3-phase EPLL and does provide extra filtering. Judging from the results of the SOGI-PLL and the single phase EPLL, the DSOGI-PLL is expected to be less oscillatory during transients than the 3-phase EPLL, which is later shown in simulation results. Detailed discussion about the DSOGI-PLL can be found in [2] and [10] .
DDSRF-PLL
The structure of the DDSRF-PLL is shown in Figure 4 .4. The concept of the DDSRF-PLL is that the rotating dq reference frame can be separated into positively rotating components and negatively rotating components. If the positively rotating components are decoupled and extracted from the negatively rotating components, then the performance of the traditional SRF-PLL can be improved based on the positive components. This idea is discussed in detail in [2] and [11] . Structures of the two decoupling cells are shown in Figure 4 .5. It has been discovered during modelling process that, the outputs of the decoupling cells contain quadruple frequency oscillations which are then filtered out by the low pass filters shown in Figure 4 .4. The DDSRF-PLL is the most complex PLL among the four 3-phase PLLs discussed in this paper. It is expected that its DSRF structure should be able to deliver better performance than the other 3 PLLs. Judging from simulation results shown in the next section, the overall performance of the DDSRF-PLL does appear to be the most satisfactory.
Simulations of 3-Phase PLLs
The four 3-phase PLLs and the in built PLL module of PSCAD have been subjected various distortions in order to evaluate their performance and response characteristics. The configuration of the PSCAD PLL module has been kept as default. Other PLLs have been tuned to minimize the steady state error and to achieve a settling time of 0.1s when subjected to a 1Hz frequency sag. The adaptive control mechanism proposed in [12] has been used to improve the start-up and transient responses of the PLLs.
In Figure 4 .6, the PLLs have been subjected to a -90° phase jump at t=0.5s. The overshoot of the SRF-PLL is the most severe while the EPLL response is most oscillatory. The PSCAD s PLL appears to have a limiter on its output. Figure  4 .7 shows the responses of the PLLs when subjected to a 3-phase to ground fault through unbalanced impedances. The SRF-PLL and the PSCAD s PLL are not able to recover within the fault condition and become oscillating. The DDSRF-PLL performs much better than other PLLs during this fault. the five PLLs when subjected to unbalanced faults used. (4) The DSOGI-PLL is able to generate smooth response, however, the overshoots can be high.
Quantitative Comparison on the Performance of Different PLLs
In this section, a quantitative comparison of the performance of the 5 PLLs mentioned in section 4 is presented. The PLLs have been subjected to various distortions, including balanced and unbalanced faults.
Judging from the results presented in Table 5 .1, the DDSRF-PLL appears to be able to deliver the best overall performance as expected. The DSOGI-PLL is able to delivery satisfactory performance, however, the transient overshoot can be quite high. The response of the EPLL is highly oscillatory with substantial overshoots. Both the SRF-PLL and the PSCAD s PLL are not able to recover during the unbalanced faults used, and enter a state of constant oscillation. Similarities have been observed between these two PLLs, the only significant difference is that PSCAD s PLL is able to remove harmonic contents in the inputs. This function can be added to the SRF-PLL by introducing external filters. 
Conclusions
The study and results in this paper summarize the two widely used techniques in phase detection: in-quadrature signal generation and adaptive filtering. The applications of these two techniques in both single phase PLLs and 3-phase PLLs have been explained. The locking mechanism of different PLLs have been explained and clarified in details.
Modelling on single phase and 3-phase PLLs have been undertaken in the PSCAD software package. 
